Evaluation of statistical variability in 32 and 22 nm technology generation LSTP MOSFETs
نویسندگان
چکیده
0038-1101/$ see front matter 2009 Elsevier Ltd. A doi:10.1016/j.sse.2009.03.008 * Corresponding author. E-mail addresses: [email protected] (B. C (S. Roy), [email protected] (A.R. Brown), A.Aseno The quantitative evaluation of the impact of key sources of static and dynamic statistical variability (SV) are presented for LSTP nMOSFETs corresponding to 32 nm and 22 nm technology generation transistors with thin-body (TB) SOI and double gate (DG) architectures, respectively. The simulation results indicate that TB SOI and DG devices are not only more resistant to random dopant induced variability compared to their bulk counterparts, but are also more tolerant to line edge roughness induced variability. However, the improved static SV performance shifts the emphasis to dynamic SV introduced by trapped charge associated with aging processes. 2009 Elsevier Ltd. All rights reserved.
منابع مشابه
Intrinsic parameter fluctuations in conventional MOSFETs until the end of the ITRS: A statistical simulation study
Variability in device characteristics will affect the scaling and integration of next generation nano-CMOS transistors. Intrinsic parameter fluctuations introduced by random discrete dopants, line edge roughness and oxide thickness fluctuations are among the most important sources of variability. In this paper the variability introduced by the above sources is studied in a set of well scaled MO...
متن کاملSimulation of Asymmetric Doped High Performance Soi- Mosfets for Vlsi Cmos Technologies
Asymmetric halo and extension implantations are examined by simulation for their usability in 45 nm and 32 nm-technology high performance SOI-MOSFETs. Tilted implantations from the source side show higher saturation currents and lower drain overlap capacitances, which improve the intrinsic MOSFET power delay product. Furthermore the asymmetry leads to an inverter chain speed benefit. The strong...
متن کاملSuppression of Gate-Induced Drain Leakage byOptimization of Junction Profiles in 22 nm and 32 nmSOI nFETs
It is shown by TCAD simulations how the gate-induced drain leakage which dominates the OFF-current in 22 nm double-gate and 32 nm single-gate SOI nFETs with high-K gate stacks, can be minimized by proper variations of the junction profiles. Based on a microscopic, non-local model of band-to-band tunneling, transfer characteristics are computed after systematic changes in source/drain doping, bo...
متن کاملSilicon for Spintronic Applications: Strain-Enhanced Valley Splitting
The rapid increase in computational power and speed of integrated circuits is supported by the incessant downscaling of semiconductor devices. Thanks to constantly introduced innovative changes in the technological processes, the miniaturization of MOSFETs epitomized by Moore's Law successfully continues. The recently introduced 32 nm technology involves improved high-κ gate stack dielectrics i...
متن کاملDrain Bias Effects on Statistical Variability and Reliability and Related Subthreshold Variability in 20-nm Bulk Planar MOSFETs
Statistical variability and reliability due to random discrete dopants (RDD), gate line edge roughness (LER), metal gate granularity and N/PBIT associated random charge trapping has limited the progressive scaling of bulk planar MOSFETs beyond the 20-‐nm technology ...
متن کامل